5

Attorney Docket No.: 3521.150

METHOD FOR SEMICONDUCTOR GATE DOPING

BACKGROUND OF THE INVENTION Field of the Invention

The present invention relates to semiconductor gate doping, and more particularly to a laser thermal processing method for gate doping in semiconductor devices.

Description of the Prior Art

Improvements in semiconductor technology and semiconductor manufacturing are the main drivers to the reduction of cost and the increase in speed of computers. There have been many improvements of semiconductor devices to increase their speed and performance, ranging from packaging of integrated circuits ("chips") to the wiring of the devices on the chip, to the design of the devices themselves.

Another main driver in semiconductor technology is the trend toward smaller device structures. Metal oxide semiconductor field effect transistors (MOSFET) with submicron gate dimensions or the order of 100 to 250 nm are being developed. Performance improvements for these small gate dimension devices are generally obtained by changing the physical structure and materials used in the device and by inventing new processes or improving an existing process for making the devices.

For example, a method for doping of polycrystalline silicon gates includes a low energy ion implantation of a dopant followed by a thermal anneal for activation of the dopant. Examples of dopants used in polycrystalline silicon gates include boron, BF2+, arsenic and phosphorus, among others. Referring to FIG. 1, boron dopant profiles in silicon produced by conventional thermal annealing processes exhibit a gradual drop, spread out over a broad depth range. In the examples shown in FIG. 1 this range is about 100nm, which is comparable to the submicron gate dimensions of 100 to 250 nanometers.

The nature of the dopant profiles and the dopant concentration affect the

35

10

performance of the chip. A junction with a gradual dopant profile is prone to subthreshold leakage, while a reduced dopant concentration can result in a source or drain with a higher sheet resistance than is desired. The formation of abrupt junctions (e.g., sharp dopant profiles) reduces overlap capacitance and spreading resistance, and the ability to increase the dopant concentration lowers the sheet resistance. Both these effects serve to increase the speed and improve the performance of the chip.

Among the problems that occur with annealing of shallow polycrystalline silicon gates are gate depletion (i.e., low dopant concentration), inhomogeneous distribution and dopant diffusion through the thin insulating gate oxide (gate leakage). Gate depletion results when low annealing temperatures are used to avoid dopant diffusion through the thin insulating gate oxide. Low dopant concentration results in performance loss for the device. Full dopant activation and distribution is accomplished by high temperature annealing. However, the diffusion coefficient of dopants is higher along the grain boundaries than within the crystalline grains of the poly crystalline silicon gates resulting in inhomogeneous dopant distribution and dopant penetration through the insulating gate oxide which then leads in high leakage currents and poor device performance.

It is desirable to develop a thermal annealing process for doping and activating polycrystalline silicon gates that avoids gate depletion, leakage currents and results in improved device performance.

SUMMARY OF THE INVENTION

In general, in one aspect, the invention provides a method of forming a doped polycrystalline silicon gate in a Metal Oxide Semiconductor (MOS) device formed on a top surface of a crystalline silicon substrate. The method includes forming first an insulation layer on the top surface of the silicon substrate and then an amorphous silicon layer on top of and in contact with the insulation layer. A dopant is then introduced in a top surface layer of the amorphous silicon and the top surface layer of the amorphous silicon is then irradiated with a radiation beam. The radiation beam heats the top surface layer of the amorphous silicon and causes melting and explosive recrystallization (XRC) of the amorphous silicon layer. The XRC transforms the amorphous silicon layer into a polycrystalline silicon gate and distributes the dopant uniformly throughout the polycrystalline gate.

35

Implementations of the invention may include one or more of the following features. The dopant may be introduced in the top layer of the amorphous silicon layer by ion implantation. The radiation beam may be a laser beam. The laser beam may be a pulsed laser having a wavelength of between 0.1 and 2.0 microns, a temporal pulse width of less than 1 ms, and an irradiance between 0.1 and $1000 \, \mathrm{J/cm^2}$ per pulse. The laser beam may have between 3 and 10 pulses at a repetition rate between 200 and 400 Hz. Following the XRC process a metal contact may be formed atop the polycrystalline gate. The metal contact may include at least one of tungsten, tungsten silicide, tungsten nitride, tantalum, tantalum nitride, titanium, titanium nitride and platinum. The insulation layer may include silicon dioxide. The dopant may include at least one of boron, BF2+, arsenic, and phosphorus. The polycrystalline gate may have a height of less than 500 nanometers.

In general, in another aspect, the invention features an alternative method of forming a doped polycrystalline silicon gate in a Metal Oxide Semiconductor (MOS) device formed on a top surface of a crystalline silicon substrate. The method includes forming first an insulation layer on the top surface of the silicon substrate and then an amorphous silicon layer on top of and in contact with the insulation layer. A dopant layer is then formed on top of and in contact with the amorphous silicon layer and the top surface layer of the amorphous silicon is then irradiated with a radiation beam. The radiation beam heats and melts the dopant layer and the top surface layer of the amorphous silicon and causes diffusion of the dopant in the top surface layer of the amorphous silicon layer and explosive recrystallization (XRC) of the amorphous silicon layer. The XRC transforms the amorphous silicon layer into a polycrystalline silicon gate and distributes the dopant uniformly throughout the polycrystalline gate.

Implementations of the invention may include one or more of the following features. The dopant may be deposited via sputtering, evaporation or chemical vapor deposition. The radiation beam may be a laser beam. The laser beam may be a pulsed laser having a wavelength of between 0.1 and 2.0 microns, a temporal pulse width of less than 1 ms, and an irradiance between 0.1 and 1000 J/cm² per pulse. The laser beam may have between 3 and 10 pulses at a repetition rate between 200 and 400 Hz. Following the XRC process a metal contact may be formed atop the polycrystalline gate. The metal contact may include at least one of tungsten, tungsten silicide, tungsten nitride, tantalum, tantalum nitride, titanium, titanium nitride and platinum. The

35

insulation layer may include silicon dioxide. The dopant may include at least one of boron, BF_2+ , arsenic, phosphorus. The polycrystalline gate may have a height of less than 500 nanometers. The dopants may be incorporated at concentrations of 3X1020 ions/cm³, $5X10^{20}ions/cm³$ and $1X10^{21}ions/cm³$ for boron, arsenic and phosphorus, respectively.

Among the advantages of this invention may be one or more of the following. The small thermal budget and short process time utilized by the laser induced XRC process produces a fine microcrystalline grain structure in the silicon gate with evenly distributed dopants within the crystalline grains and the grain boundaries. The process is readily integrated into existing CMOS processing technology and improves device performance by producing polycrystalline silicon gates without gate depletion or gate leakage effects.

The details of one or more embodiments of the invention are set forth in the accompanying drawings and description below. Other features, objects and advantages of the invention will be apparent from the following description of the preferred embodiments, the drawings and from the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 depicts secondary ion mass spectroscopy (SIMS) profiles of boron in polycrystalline silicon for conventional thermal annealing;
- FIG. 2A is a cross-sectional schematic diagram depicting laser irradiation of an amorphous silicon layer formed on top of a crystalline silicon substrate;
- FIG. 2B is a cross-sectional schematic diagram depicting the onset of explosive recrystallization (XRC) of the amorphous silicon of FIG. 2A;
- FIG. 2C is a cross-sectional schematic diagram depicting the propagation of a buried molten layer in the amorphous silicon of FIG. 2B;
- FIG. 3 is a schematic diagram of a metal oxide semiconductor field effect transistor (MOSFET);
- FIG. 4A is a cross-sectional schematic diagram of a silicon substrate having a doped amorphous silicon gate;
- FIG. 4B is a cross-sectional schematic diagram depicting laser irradiation of the amorphous silicon gate of FIG. 4A;

35

5

10

- FIG. 4C is a cross-sectional schematic diagram depicting XRC of the amorphous silicon gate of FIG. 4B;
- FIG. 4D is a cross-sectional schematic diagram depicting a doped polycrystalline silicon gate formed with the XRC process of FIG. 4C;
 - FIG. 4E is an enlarged cross-sectional schematic diagram of area A of FIG. 4C;
- FIG. 5A is a cross-sectional schematic diagram of a silicon substrate having an amorphous silicon gate;
- FIG. 5B is a cross-sectional schematic diagram depicting ion implantation doping of the amorphous silicon gate of FIG. 5A;
- FIG. 5C is a cross-sectional schematic diagram depicting laser irradiation of the doped amorphous silicon gate of FIG. 5B;
- FIG. 5D is a cross-sectional schematic diagram depicting XRC of the amorphous silicon gate of FIG. 5C;
- FIG. 5E is a cross-sectional schematic diagram depicting a doped polycrystalline silicon gate formed with the XRC process of FIG. 5D; and
- FIG. 6 depicts secondary ion mass spectroscopy (SIMS) profiles of boron in silicon for laser annealed amorphous silicon at different laser energy fluence.

DETAILED DESCRIPTION OF THE INVENTION

Referring to FIG. 2A, an amorphous silicon (a-Si) layer 200 is formed on top of a crystalline silicon substrate (c-Si) 210. Laser beam 230 irradiates the top surface 202 of the amorphous silicon layer 200. Laser beam 230 is a pulsed radiation generated by a Neodymium YAG laser and has a wavelength of 532 nanometers. The heat from the laser beam 230 melts a first thin layer 220 of the amorphous silicon 200 near the top surface 202. In one example the energy fluence is 0.4 J/cm² and is delivered in a series of 3 to 10 pulses having a temporal width of 16 nanoseconds at a repetition rate preferably between 3 Hz and 10 Hz. Between pulses of the laser beam 230, the molten layer 220 is allowed to cool to room temperature causing explosive recrystalization (XRC) of the amorphous silicon 200. XRC is well known in the art and is described in US Patent 6,274,488 and in a published paper "Explosive Crystallization in Amorphous Si Initiated by Long Pulse Width Laser Irradiation", P.S. Peercy, J.Y. Tsao, S. R. Stiffler and Michael O. Thompson, Appl. Phys. Lett. 54 (3), 18 January 1988.

Referring to FIG. 2B, explosive recrystallization occurs when the molten layer 220

is allowed to cool and recrystallize thus forming a polycrystalline silicon layer 212. During the recrystallization process latent crystallization heat is released, which is transferred to the amorphous silicon layers above 220a and below 220b the crystallized layer 212 causing them to melt. In this way, XRC causes the molten layer 220 to split into an outer molten layer 220a on top of crystallized layer 212 and an inner molten layer 220b below the polycrystalline layer 212. While the outer molten layer 220a returns to the top surface 202, the inner molten layer 220b below the polycrystalline layer 212 propagates to the interior of the amorphous silicon 200 continuing to leave behind a polycrystalline silicon layer 212 while maintaining a liquid front I1 (shown in FIG. 2C). The XRC process terminates when the released crystallization heat becomes smaller than the heat needed to melt the amorphous silicon below it or until a material interface is encountered, i.e., the interface I2 (shown in FIG. 2C) between the amorphous silicon 200 and the crystalline silicon substrate 210.

The time interval over which the XRC takes place is about 50 nanoseconds during which the liquid front I1 travels with a velocity between 5 and 15 m/sec.

The temperature sufficient to initiate XRC is in the range between about $1150\,^{\circ}\text{C}$ and $1410\,^{\circ}\text{C}$. The upper bound on the temperature range is determined by the melting temperature of crystalline Si and the lower bound is the melting temperature of amorphous silicon. Because amorphous silicon is metastable, it melts and re-crystallizes at a lower temperatures than crystalline Si which is more atomically ordered. As described above, upon XRC, the heat that builds up at interface I1 propagates toward interface I2 as amorphous layer 200 re-crystallizes.

The irradiation of the amorphous silicon layer 200 is preferably performed in a chamber with an inert atmosphere of nitrogen, argon or helium. A suitable chamber is the P-GILA™ machine commercially available from Ultratech Stepper, Inc., San Jose, Calif.

30

35

Referring to FIG. 3, the above described XRC process is used to form and dope a poly-silicon gate 112 of a metal oxide semiconductor field effect transistor (MOSFET) 104. MOSFET 104 is formed on a silicon substrate 100 and is isolated from other devices that may be also formed on the silicon substrate 100 by isolation elements 102. MOSFET 104 includes in addition to gate 112, an N well 106, a P+ source 108 and a P+

35

10

drain 110. Gate 112 is formed on the top surface 101a of the substrate 100 and is insulated from the well 106 by a gate insulation layer 114. Electrical contacts 117a, 117b and 117c are formed on top of the gate 112, the P+ source 108 and the P+ drain 110, respectively. Sidewall spacers 116 help achieve self-alignment of the position of the electrical contacts, and also prevent horizontal diffusion into gate 112. The P+ source 108 and P+ drain 110 couple to the channel region below the gate 112 via shallow extension junctions 118a and 118b, respectively.

In one example, the gate 112 has a height of approximately 200 nanometers, the gate insulation layer 114 has a height between 50 nanometers and 10 nanometers, the shallow extension junctions 118a and 118b have a depth of approximately 20 to 30 nanometers and the source and drain regions have a depth of 80 nanometers.

Referring to FIG. 4A, a process of fabricating the MOSFET 104, described in FIG. 3, includes first forming spaced apart shallow isolation elements 102 to electrically isolate an area of the silicon substrate 100 in which the MOSFET device is to be formed. Isolation elements 102 are formed by first etching spaced apart trenches into top surface 101a of the silicon substrate 100 and then filling the trenches with an insulating material. In one example, the insulating material is an oxide such as silicon dioxide. The top surface 101a of the silicon substrate 100 is then chemical-mechanical polished, resulting in a planarized top surface.

After the formation of the isolation elements 102, a gate insulation layer 114 is formed on the top surface 101a of the silicon substrate 100 in an area between the isolation elements 102. On top of the gate insulation layer 114, a gate layer 112 is deposited. In one example, the gate insulation layer is SiO_2 and the gate layer 112 is amorphous silicon 200 deposited by low-pressure chemical vapor deposition (CVD). A dopant 222 is implanted on the top layer 220 of the amorphous silicon 200. In one example dopant 222 is boron implanted to a depth of 50nm.

In accordance with the XRC process described above, and referring to FIG. 4B, a laser beam 230 irradiates the top surface 202 of the amorphous silicon (a-Si) 200 and the heat from the laser beam 230 melts top layer 220 and distributes dopant 222 in the molten silicon layer 220. Since the dopant diffusivity in liquid silicon is about 8 orders of magnitude higher than in solid silicon the dopant 222 is distributed almost uniformly in

35

the molten silicon layer 220 and the diffusion stops exactly at the liquid/solid interface II. Between pulses of the laser beam 230, the molten layer 220 is allowed to cool to room temperature and crystallize forming polycrystalline silicon 212 and a propagating molten layer 220b below the polycrystalline layer 212, shown in FIG. 4C. The propagating molten layer 220b transports the dopant 222 and as it solidifies a fraction of the dopant present in the molten layer is incorporated in the solidified polycrystalline layer 212. The fraction of dopant 222 that remains in the propagating molten layer 220b is driven along with the molten layer and distributed uniformly throughout the solidified layer.

10

Referring to FIG 4E, polycrystalline silicon layer 212 includes crystalline silicon grains 214 and dopant 222 distributed throughout the grains 214 and the grain boundaries 216. Since the concentration of dopant 222 is higher in the liquid than the solid phase the majority of the dopant 222 remains in the propagating molten layer 220b while a small portion is distributed in the polycrystalline layer 212.

This XRC process continues until the interface I2 between the amorphous silicon 200 and the gate insulator layer 114 is reached. Referring to FIG. 4D, when the XRC terminates amorphous silicon 200 is transformed into a polycrystalline silicon 212 with evenly distributed dopant 222 concentration. In one example the crystalline grains are in the range of between 20 and 30 Angstroms, the dopant concentration is for boron $3X10^{20}$ ions/cm³, for arsenic $5X10^{20}$ ions/cm³ and for phosphorus $1X10^{21}$ ions/cm³.

Laser beam 230 is a pulsed radiation generated by a Neodymium YAG laser and has a wavelength of 532 nanometers, a pulse width of 16 nanoseconds, repetition rate of between 3 Hz and 10 Hz and an energy fluence of 0.1 to 0.3 Joules/cm².

After the formation and doping of the polycrystalline layer 212, a low temperature anneal is performed to activate dopant 222. Following the activation annealing, layer 212 and gate insulator layer 114 are patterned using a resist layer to selectively form or etch the polycrystalline silicon gate and the insulator layer to form the gate body ("gate") 112. Following the gate formation, extension junctions 118a and 118b are formed below and adjacent either side of gate 112 followed by the formation and activation of the source 108 and drain 110 regions is well known in the art and described in US Patent 6,274,488. Finally, metal contacts 117a, 117b, 117c are

35

10

deposited, as described in the above mentioned reference.

Referring to FIG. 5A, in another embodiment, gate 112 includes amorphous silicon 200 which is doped by ion implantation 240, shown in FIG. 5B. Dopant 222 is implanted in the top layer 220 of the amorphous silicon 200. In one example, an ion implantation beam having energy of between 200 eV to 400 KeV and a dose of 1×10^{14} atoms/cm² to 1×10^{16} atoms/cm² is used to implant dopant 222. Examples of dopants used in silicon gates include boron, BF₂+, arsenic and phosphorus, among others.

Following the ion implantation step, and referring to FIG. 5C, laser beam 230 melts the top layer 220 of the doped amorphous silicon 200. XRC causes the formation of a polycrystalline layer 212 and the propagation of the molten layer 220b, shown in FIG. 5D. The implanted dopants 222 segregate within the grain 214 and between the grain boundaries 216 of crystalline layer 212, while a large portion of them remain in the molten propagating layer 220b, as shown in FIG. 4E. This XRC process continues until the interface I2 between the amorphous silicon 200 and the gate insulator layer 114 is reached. Referring to FIG. 5E, when the XRC terminates amorphous silicon 200 is transformed into polycrystalline silicon 212 with evenly distributed dopant 222 concentration.

Referring to FIG. 6 a secondary ion mass spectroscopy (SIMS) profile of boron distributed in silicon by laser annealing exhibits a constant boron concentration of approximately 1X10 ²⁰ ions/cm³ up to 90 nm depth and then a sharp decline to zero over a range of 20 nm from 90 to 110 nm (curve 4). The laser energy fluence for curve 4 is 0.90 J/cm². Curves 1, 2 and 3 depict SIMS profiles for laser energy fluences of 0.55 J/cm², 0.60 J/cm² and 0.80 J/cm², respectively.

In alternative embodiments the laser beam is generated by a laser having a wavelength between 0.1 and 2 microns, a temporal pulse width between 1 and 100 nanoseconds, a repetition rate between 1 and 1000 Hz and radiation energy fluence between 0.1 and 10 J/cm². In one example the energy fluence is 0.4 J/cm² and is delivered in a series of 3 to 10 pulses of 10 to 100 nanoseconds at a repetition rate preferably between 200 Hz and 400 Hz. The exact laser fluence, number of pulses, pulse duration and repetition rate needed to operate within the process margin of the method of the present invention will vary between the different kinds of radiation

sources (e.g., lasers) and the amorphous silicon layer 200 thickness. Accordingly, like most semiconductor processes, these parameters may need to be determined empirically. Examples of lasers include excimer lasers, including an ArF laser having a wavelength of 193 nm, KrF laser having a wavelength of 248 nm, XeF with a wavelength of 351 nm and a XeCl with a wavelength of 308 nm and solid state lasers such as ND-YAG lasers at 1064nm, frequency doubled Nd-YAG lasers at 532nm, AlGaAs diode lasers at about 800nm and Ti-saphire lasers at about 800nm. Dopant 222 may be any other P-type dopant including boron, aluminum, gallium and indium, or N-type dopant including arsenic, phosphorous and antimony.

10

Among the advantages of the invention are the following. The small thermal budget and short process time utilized by the laser induced XRC process produces a fine microcrystalline grain structure in the silicon gate with evenly distributed dopants within the crystalline grains and the grain boundaries. The etch rate of polycrystalline silicon depends upon the concentration of the active dopants. Since the dopants after the XRC are not yet activated and evenly distributed simultaneous etching of both N and P type gates will have the same etching rate for both N and P type gates leading to a dose independent etch rate. The dopants can be activated subsequent to the gate etching using a low temperature anneal. The process is readily integrated into existing CMOS processing technology and improves device performance by producing polycrystalline silicon gates without gate depletion or gate leakage effects.

The many features and advantages of the present invention are apparent from the detailed specification, and, thus, it is intended by the appended claims to cover all such features and advantages of the described apparatus that follow the true spirit and scope of the invention. Furthermore, since numerous modifications and changes will readily occur to those of skill in the art, it is not desired to limit the invention to the exact construction and operation described herein. Accordingly, other embodiments are within the scope of the following claims.

30